U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number. STATEMENT UNDER 37 CFR 3.73(b) Applicant/Patent Owner: Hung T. Nguyen Application No./Patent No.: 6,813,704 Filed/Issue Date: 11/02/2004 Entitled: Method for Grouping Non-Interruptible Instructions Prior to Handling an Interrupt Request VeriSilicon Holdings (Cayman Islands) Co. Ltd., a corporation (Name of Assignee) (Type of Assignee, e.g., corporation, partnership, university, government agency, etc.) states that it is: the assignee of the entire right, title, and interest; or 2. an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is________%) in the patent application/patent identified above by virtue of either: A A assignment from the inventor(s) of the patent application/patent identified above. The assignment was recorded in the United States Patent and Trademark Office at Reel 018639 Frame 0192 , or for which a copy thereof is attached. OR B. A chain of title from the inventor(s), of the patent application/patent identified above, to the current assignee as follows: _ To: 1. From:__ The document was recorded in the United States Patent and Trademark Office at Reel _____, Frame _____, or for which a copy thereof is attached. To The document was recorded in the United States Patent and Trademark Office at Reel _____, Frame ____, or for which a copy thereof is attached. 3. From: The document was recorded in the United States Patent and Trademark Office at Reel Frame or for which a copy thereof is attached. Additional documents in the chain of title are listed on a supplemental sheet. As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the chain of title from the original owner to the assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFR 3.11. [NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) must be submitted to Assignment Division in accordance with 37 CFR Part 3, to record the assignment in the records of the USPTO. See MPEP 302.081 is Applied below) is authorized to act on behalf of the assignee.

Signature Charles W. Gaines 972-480-8800

Attorney for Applicant

Printed or Typed Name

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the

Telephone Number

USPTO to process) an application. Confidentiality is governed by 35 LLS.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS, SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



UNITED STATES PATENT AND TRADEMARK OFFICE

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO. TX 75074

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REPLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MAIL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313.

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192 NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE:

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA. CALIFORNIA 95054

SERIAL NUMBER: 08528509 PATENT NUMBER: 5900025 FILING DATE: 09/12/1995 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS FOR OPERATING THE SAME

SERIAL NUMBER: 08440993 FILING DATE: 05/15/1995 PATENT NUMBER: 5966529 ISSUE DATE: 10/12/1999

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

SERIAL NUMBER: 08845817 PATENT NUMBER: 5987603 FILING DATE: 04/29/1997 ISSUE DATE: 11/16/1999 TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

SERIAL NUMBER: 08841415 FILING DATE: 04/22/1997

PATENT NUMBER: 5987638 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

SERIAL NUMBER: 08401411 FILING DATE: 03/09/1995

PATENT NUMBER: 6081880 ISSUE DATE: 06/27/2000

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/ PHYSICALLY ADDRESSED OPERAND REGISTER FILE

FILING DATE: 06/11/1998 SERIAL NUMBER: 09096409 PATENT NUMBER: 6061876 ISSUE DATE: 05/16/2000

TITLE: TEXTILE RECYCLING MACHINE

SERIAL NUMBER: 09235417 FILING DATE: 01/20/1999 PATENT NUMBER: 6523055 ISSUE DATE: 02/18/2003

TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO

PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 FILING DATE: 12/21/1999
PATENT NUMBER: 6622154 ISSUE DATE: 09/16/2003

TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

SERIAL NUMBER: 09847849 PATENT NUMBER: 6687773 FILING DATE: 04/30/2001 ISSUE DATE: 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS MASTER

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001 ISSUE DATE: 03/30/2004

PATENT NUMBER: 6715038 TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09847850 PATENT NUMBER: 6789153 FILING DATE: 04/30/2001 ISSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 FILING DATE: 12/20/2001 PATENT NUMBER: 6813704 ISSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG FIELD IN INSTRUCTION OURUE

SERIAL NUMBER: 10007555 FILING DATE: 11/08/2001
PATENT NUMBER: 6871247 ISSUE DATE: 03/22/2005

TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD
ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001 PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005

TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002
PATENT NUMBER: 6922760 ISSUE DATE: 07/26/2005
TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE

SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 FILING DATE: 11/05/2003 PATENT NUMBER: 6956788 ISSUE DATE: 10/18/2005

TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP

SERIAL NUMBER: 09975677 FILING DATE: 10/11/2001 PATENT NUMBER: 6959376 ISSUE DATE: 10/25/2005

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

SERIAL NUMBER: 09972404 FILING DATE: 10/05/2001
PATENT NUMBER: 6961844 ISSUE DATE: 11/01/2005
TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A

FETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 FILING DATE: 07/09/2001
PATENT NUMBER: 6963961 ISSUE DATE: 11/08/2005

TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS AND DATA

SERIAL NUMBER: 10277341 FILING DATE: 10/22/2002 PATENT NUMBER: 6968430 ISSUE DATE: 11/22/2005

TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A CACHE MEMORY DEVICE

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003 PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005

TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR

SERIAL NUMBER: 10047515 FILING DATE: 10/26/2001
PATENT NUMBER: 6976186 ISSUE DATE: 12/13/2005

PATENT NUMBER: 6976156 ISSUE DATE: 12/13/2005 TITLE: PIPELINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH

INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001 PATENT NUMBER: ISSUE DATE:

TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL
INSTRICTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10002817 FILING DATE: 11/02/2001 PATENT NUMBER: 7013382 ISSUE DATE: 03/14/2006

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

SERIAL NUMBER: 10007498 FILING DATE: 11/13/2001

PATENT NUMBER: ISSUE DATE:

METHOD OF OPERATION THEREOF

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001

PATENT NUMBER: 7107433 ISSUE DATE: 09/12/2006 TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001 PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006 TITLE: EFFICIENT INSTRUCTION PREFETCH MECHANISM EMPLOYING SELECTIVE

METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10231948 FILING DATE: 08/30/2002 PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND

FILING DATE: 09/27/2002 SERIAL NUMBER: 10256410 PATENT NUMBER: 7020765 TSSUE DATE: 03/28/2006

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002 ISSUE DATE:

PATENT NUMBER: TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING INSTRUCTIONS IN A PROCESSOR

SERIAL NUMBER: 10262414 FILING DATE: 09/30/2002

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

SERIAL NUMBER: 10277339 FILING DATE: 10/22/2002 PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006

TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

FILING DATE: 10/24/2002 SERIAL NUMBER: 10279344

PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER

MAPPING METHOD

FILING DATE: 11/25/2002 SERIAL NUMBER: 10303610

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO HANDLING AN INTERRUPT REQUEST

SERIAL NUMBER: 10396265 FILING DATE: 03/25/2003

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING

CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 10420581 FILING DATE: 04/22/2003 PATENT NUMBER: 7028197 ISSUE DATE: 04/11/2006 TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA

PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING

CONDITIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003 PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND COPROCESSOR

SERIAL NUMBER: 10603303

FILING DATE: 06/25/2003 PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006 TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND INTERFACES, AND ASSOCIATED COMMUNICATION METHODS

SERTAL NUMBER: 10613128 FILING DATE: 07/03/2003

ISSUE DATE: PATENT NUMBER: TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

FILING DATE: 05/13/2004 SERIAL NUMBER: 10844941

PATENT NUMBER: ISSUE DATE:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

ISSUE DATE: PATENT NUMBER:

TITLE: FOUR ISSUE QUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL

SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

FILING DATE: 03/16/2005 SERIAL NUMBER: 11081424

PATENT NUMBER: ISSUE DATE: TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM
FINGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11083646 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO

EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A

CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL

OUEUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER ASSIGNMENT SERVICES BRANCH PUBLIC RECORDS DIVISION

Porm PTO-1595 (Rev. 07/05) OMB No. 0051-0027 (exp. 6/50/2008)	3 - 2006 S. DEPARTMENT OF COMMERCE ed States Palent and Trademark Of	
103	335451	
	see record the alteched documents or the new address(es) below.	
1. Name of conveying party(les)	2. Name and address of receiving party(lee)	
LSI Logic Corporation	Name: Verisiicon Holdings (Cayman Islands) Co. Ltd.	
1621 Barber Lane M/S D-108	Internal Address: Sulie 270	
Milpitas, CA 95035		
Additional name(s) of conveying party(ies) attached? Yes N 3. Nature of conveyance/Execution Date(e):	Street Address: 4597 Old ironside Drive.	
Execution Date(s).lune 30, 2018	Circle Address. 4000 Cit Miles James.	
Assignment Merger		
Security Agreement Change of Name	City: Santa Clara	
Joint Research Agreement	State: Celifornia	
Government Interest Assignment		
Executive Order 9424, Confirmatory License	Country: USA Zip: 85064	
Other Sale	Additional name(s) & address(cs) attached? Yes X No	
5. Name and address to whom correspondence	s. Total number of applications and patents	
5. Name and address to whom correspondence concerning document should be malled:	5. Total number of applications and patents involved:	
5. Name and address to whom correspondence concerning document should be mailed: Name:Pressd Kabri	5. Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00	
5. Name and address to whom correspondence concerning document should be malled:	6. Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card	
5, Name and address to whom correspondence concerning document should be mailed: Name Press (Self) Internal Address: Selfa 450	6. Total number of applications and putents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by orself card Authorized to be charged to deposit account	
5. Name and address to whom correspondence concerning document should be mailed: Name:Pressd Kabri	5. Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Understand to be charged to deposit account Enclosed.	
5, Name and address to whom correspondence concerning document should be mailed: Name Press (Self) Internal Address: Selfa 450	S. Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Authorized to be charged to deposit account: Enclosed None required (government interest not affecting file)	
5, Name and address to whom correspondence concerning document should be mailed: Name Press (Self) Internal Address: Selfa 450	S. Total number of applications and patents involved: 7. Total fae (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting title) 8. Payment Information	
5, Name and address to whom correspondence concerning document should be mailed: Name Penad Seald. Internal Address: 84te 450.	S. Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Authorized to be charged to deposit account: Enclosed None required (government interest not affecting file)	
5, Name and address to whom correspondence concerning document should be mailed: Name Priesd Foliation Internal Address: 848 450 Street Address: 800 North Contral Expansively City: Plano State: Yessa Zip/25074	S. Total number of applications and patents involved: T. Total fee (37 CFR 1.21(h) & 3.41) & 2.080.00 Authorized to be charged by credit card: Authorized to be charged to deposit account encounted in the control of the control	
5, Name and sudfrees to whom correspondence concerning document should be mailed: Name Presed State Internal Address: 8x8s.450 Street Address: 8x8s.450 City: Plane States Teem Zip725074 Phone Number: 872-244-4130	S. Total number of applications and patents involved: T. Total fee (37 CFR 1.21(n) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Authorized to be charged to deposit account Enciceed None required (government interest not affecting file) Payment Information a. Credit Card Lest Numbers Expiration Date b. Deposit Account Number 08-2395	
5, Name and address to whom correspondence concerning document should be mailed: Name Priesd Foliation Internal Address: 848 450 Street Address: 800 North Contral Expansively City: Plano State: Yessa Zip/25074	S. Total number of applications and patents involved: T. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit care Authorized to be charged to deposit account Enclosed None required (government interest not affecting site) 8. Payment Information a. Credit Card Lost 4 Numbers Expiration Date	
5, Name and address to whom correspondence concerning document should be mailed: Name <u>Press (Selled)</u> Internal Address: <u>601 Address (Selled)</u> Street Address: <u>600 Noth Central Expressed</u> Oity: <u>Plano</u> State: <u>Team</u> Zipr;5574 Phone Number; <u>572-244-5130</u> Pax Number; <u>772-244-5130</u> Email Address: <u>casted, kakatifixed (Microsom</u>	S. Total number of applications and patents involved: T. Total fee (37 CFR 1.21(n) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Authorized to be charged to deposit account Enciceed None required (government interest not affecting file) Payment Information a. Credit Card Lest Numbers Expiration Date b. Deposit Account Number 08-2395	
5, Name and address to whom correspondence concerning document should be mailed! Name <u>Press (Abdres</u>) Internal Address: <u>8x18 459</u> Street Address: <u>8x18 459</u> City: <u>Plane</u> State: <u>Teem</u> Phone Number <u>\$78,244-5193</u> Pax Number, <u>\$78,244-5193</u>	S. Total number of applications and patents Involved: T. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting size) 8. Payment Information a. Credit Card Lost 4 Number Expiration Date b. Deposit Account Number 08-2395 Authorized User Name David H. Hitt Nov \$ 1.006	

PAGE 2/9 * RCVD AT 11/9/2006 10:55:32 AM (Eastern Standard Time) * SVR:USPTO-EFXSF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm-ss):01-32

Patents and Patent Applications

Iss	ued Patents				
N	o. Serial No.	lasue No.	Patent Title A processor having a hierarchical control racister tile and methods for	Filing Date	issue Date
	1 08/528,50	5,900,025		9/12/1996	5 5/4/1999
	2 08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
	08/846,817	5,987,608	reversing bits using a shifter An Apparatus and method for computing the results of a viterbi	4/29/1997	11/16/1999
٠. *	08/841,415	5,987,658	equation in a single cycle Processor having a scalable uni/muhid/mensional and-thr-virtually/physically addresses	4/22/1997	11/16/1999
		6,081,880	operand register file	8/9/1995	
€	09/086,409	6,260,112	Register Memory Linking	8/5/1998	7/10/2001
			Circuit and method for mulliplying		
7	09/285,417	6,523,055	and accumulating the sum of two products in a single cycle	1/20/1999	2/18/2003
8	09/467,939	6,622,154	Alternate Sodin Partial Product Generation for schordware Multiplier	12/21/1999	9/16/2003
9	09/847,849	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Management Mechanism for Digital Signal Processor and Method of Operation	4/30/2001	2/3/2004
10	09/993,491	6,716,038	Theteof	11/5/2001	3/30/2004
11	09/847,860	6,799,153	Using AMBA For Signat Processor Core integration Changing instruction Order By	4/30/2001	9/7/2004
12	10/028,898	6,513,704	Reassigning Only Tage in Order Tag Field in Instruction Queue A Method For Memory Sharing And	12/20/2001	11/2/2004
			Self-Modifying Code Handling in A		
18	10/007,555	6,871,247	Harvard Architecture DSP Instruction Fusion For Digital Signal	11/8/2001	3/22/2005
14	09/924,17B	6,889,318	Processor Distributed Result System for High- Performance Wide-Issue Superscalar	8/7/2001	5/8/2005
15	10/510,294	6,922,760	Processor Asynchronous Date Structure for	12/5/2002	7/25/2005
16	10/701,775	6,956,788	Storing Data Generated by a DSP System	11/5/2003	10/18/2005
17	06/975,677	6,959,976	Integrated Circuit Containing Multiple Digital Signal Processors	10/11/2001	10/25/2005

N	o. Serial No.	lasue No.	Patent Title System and Method for Extracting Instruction Boundaries in a Fetched	Filing Date	lasue Date
1	8 09/972,404	6,991,844	Cache line, Given an Arbitrary Offset within the Cache line Increasing DSP Efficiency,by Independent Issuance of Store	10/5/2001	11/1/2005
1	9 09/901,465	6,963,961	Address and Data Circuit and Method for Improving Instruction Fetch Time from a Cache	7/9/2001	11/8/2005
2	0 10/277,341	5,668,430	Memory Device	10/22/2002	11/22/2005
2	1 10/408,387	6,978,630	System and Method for Reference- Modeling a Processor Pipelina Stall Reduction in Wide Issue Processor by Providing Mispredict PO Queue and Staging Registers to Trapk Branch	4/7/2003	12/6/2005
22	10/047,515	6,978,158	Instructions in Pipeline	10/25/2001	12/18/2005
_					
Pate	ent Applicatio	ns			
No.	. Serial No.	lesus No.	Patent Title Mechaniers and Method For Conditionally Executing Instructions	Piling Date	Issue Date
	. 09/993,114 #:		and Digital Signal Frocessor Incorporating The Same Mechanism And Method For Reducing Pipeline Stalis Between	11/8/2001	
2		7,013,682	Neeted Calls and Digital Signal Processor incorporating The Same Pipelined Multiply Accumulate Unit and Out-Of-Order Completion Logic	11/2/2001	8/14/2006
•	Ar .		For A Superscalar Digital Signal		
3	10/007,498		Processor And Method Of Operation Thereof	11/13/2001	
4	10/066,147		Mechanism for Resource Allocation in a Digital Signal Processor and Method of Operation Thereof A Method For Instruction Prefetch in A Four-Way Superscalar Harvard	10/28/2001	
5	10/066,150		Architecture DSP With A Small Direct-Mapped instruction Cache System and Method for Conditionally	10/26/2001	
e	10/231,948		Executing Software Program instructions System and Method for Simultaneously Executing Multiple	8/90/2002	
7	10/256,410	7,020,765	Conditional Execution Instruction Groups System And Method For Conditionally	9/27/2002	9/26/2008
8	10/255,864		Executing An instruction Dependent On A Previously Existing Condition System and Method For Selectively Updating Pointers Used In	9/27/2002	
9	10/282,414		Conditionally Executed Load/Store With Update Instructions	9/30/2002	

d/18/2005

Serial No. Issue No. Patent Title Filing Date Issue Date No. System, Circuit, and Method for 10/277,339 Adjusting Prefetch Instruction Rate 10/22/2002 In-Circuit Emulation Dabugger and 10/279.844 Method of Operation Thereof Processor Having a United Register 10/24/2002 File with Multipurpose Registers for Storing Address and Data Register Values, and Associated Register Mapping Melhod 12 10/299.532 11/18/2002 Method for Grouping Non-Memoci for Grouping Non-Interruptible Instructions Prior to Handling an Interrupt Request System and Method for Evaluating and Efficiently Executing Conditional 18 10/303,610 11/25/2002 9/25/2009 14 10/398,265 Instructions mauucucha System and Method For Electrical Power Management In a Data Processing System Using Registers To Reflect Ourrent Operating Conditions 10/420,581 7,028,197 4/22/2003 4/11/2008 Conditions
System and Method For Cooperative
Operation Of A Processor And
Coprocessor and Processor And
Coprocessor Systems Including
High-Performance Buses and
Interfaces, and Associated
Communication Methods 5/14/2003 10/437.485 6/25/2003 10/603,303 7,051,146 5/29/2008 Processor and Method for Convolutional Decoding 10/613,128 7/3/2003 Convolutional Decoding Hardware Looping Mechanism and Method for Efficient Execution of Discontinuity institutions. Four Issue Chief-Land/Store Multiply-Acoumulate Unit for a Digital Signal Processor and Method of Operation 10/844.941 5/13/2004 11/006,102 Thereof Single-Issue Digital Signal Processor Architecture Having Backwards-Compatible Instruction Set and 12/7/2004 Method of Operation Thereof Digital Signal Processor HAVING INVERSE DISCRETE COSINE TRANSFORM ENGINE 11/081.424 3/16/2005 FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT 22 11/088,575 THEREFOR 3/18/2005 IMBRISTOR
DIGITAL SIGNAL PROCESSOR
HAVING INVERSE DISCRETE
COSINE TRANSFORM ENGINE
FOR VIDEO DECODING AND
PARTITIONEDDISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT

PAGE 5/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm

THEREFOR

11/083.646

No.	Serial No.	lesue No.	Patent Title	Filing Date	lesue Date
			System and Method for Reducing the Addressable Memory Required to		
24	11/128,740		Execute a Computer Program Branch Predictor For A Processor	5/13/2005	
			And Method Of Predicting A	9/9/2005	
25	11/222,533		Conditional Branch Processor Implementing Conditional Execution and including a Serial	8/8/2005	
26	11/246,595		Cueus	10/7/2005	
	1 11270,000		System and Method for Simultaneously Executing Multiple Conditional Execution Instruction		
27	11/278,679		Groupe	11/14/2005	
28	LSI Docket # 05-1230		Floating point data format for fast execution on fixed point processors		
	LS! Docket #		A Processor Independent Cacha		
89	05-1990		Management Mechanism Floating Point Hardware Accelerator- Coprocessor for Fixed-Point		
	LSI Docket #		Processors based on the ZSP Fast		
30	05-2212		Floating Point Format (ZSPFF)		

ASSIGNMENT OF PATENT

For good and valuable consideration, the receipt of which is baryly acknowledged, each of LST LOGIC CORPORATION, a Debaum conpension ("LST Logic"), having efficies at [62] and the Lam Milpitas, CA 95035, and LST LOGIC SEA. DECLIDENCE are consequed concepts with a limited at long at law to Captural Scales at a consequence of the LST LOGIC SEA. The LST LOGIC SEA. DECLIDENCE are consequenced to compare with limited at long at law to the compare of the law of the LST LOGIC SEA. DECLIDENCE AND ASSESSED ASSE

U.S. Patent or Application No. Issue Date Filing Date Inventor

Description

and in all counterparts of the foregoing patents filed or issued in foreign countries, as to which such Assignor agrees to furnish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designor.

Each of the Antignots covenants that it is the sole course and satigness and holder of record title to the about literating to literate status Proceed (soft freign consumprate Bases) as spikelable, by write of assignments and U.S. Hind patents and applications greaterasty excepted and recorded in the United Status Patents and Trademark Office and that the antil power to make on persons assignment.

Hach of the Assignous further sells, assigns, transfers and conveys on to Assignse the entire right, title and historist in and to say and all causes of action and rights or recovery for past infringement of the applicable Letters Patent herein assigned.

Each of the Assignors also hereby authorizes, as applicable, the Commissioner of Fetents to faun any and all Lainter Patent which may be gratted-upon any of the patent applications herein referenced to Assignee, as the assignee to the entire interest thereis.

	LSI LOGIC CORPORATION
	Ву:
	Title:
	LSI LOCKE HIX HOLDINGS
	Ву:
	Title:
ATTEST:	
Ву:	
Title:	

PAGE 7/9 * RCVD AT 119/2005 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-8H5 * DNS:2733259 * CSID:972 450 8855 * DURATION (num-ss)x01-32

LSI LOGIC CORPORATION

By SAMPELLER

LAT LOGIC HIK HOLDINGS

Ex Siyon Shok

ATTEST:
By Beky a. Apella
Tron Elean text Printers

Assignment of Patent

CERTIFICATION

STATE OF Calfornia; COUNTY OF Santa Class

On this I day at 1 2006, before no, the undersigned, a Newsy rebile for the Stars of the Marketta, personally appeared. By 1972. I 1876.

pages of a markettange, ordered by the the position of the companion of

Besky a. abella

My Commission expires: Coun 15 300

MCGV X AMILA Commission + 1999011 Noticy Public - Commission Sorial Coloni County My Comm. Spring Aug 11, 1009

Assignment of Patent